http://www.mentor.com/dsm/
Silicon Canvas
hp
Click here for EDAToolsCafe Click here for EDAToolsCafe Click here for Internet Business Systems Click here for Hewlett Packard Click here for EDAToolsCafe
Search:
  Home | EDAVision | Companies | Downloads | Interviews | Forums | News | Resources |  ItZnewz  | | PCBCafe
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise |
 Browse eCatalog:  Subscribe to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
Email: 
 EDAToolsCafe 

Printer Friendly Version

Aldec Adds Support for Verilog 2001 with the Release of Riviera 2002.06

Riviera 2002.06 includes popular constructs for Verilog IEEE 1364-2001 standard

Henderson Nevada, June 12th, 2002 - Aldec, Inc., a pioneer in mixed language simulation and advanced design tools for FPGA and ASIC devices, announced today the release of Riviera 2002.06 with standard support for Verilog IEEE1364-2001. The Riviera product is based on Aldec’s VHDL and Verilog common kernel simulation technology used by ASIC and high-density FPGA designers on new generation of system-on-chip designs.

Standard Support

Riviera 2002.06 recognizes the new Verilog 2001 constructs. The primary improvement for Verilog 2001 from the previous 1995 standard include:
  • Simulation control capabilities for performance improvements and handling the system architecture of larger and more complex designs.
  • Behavioral extensions that allow designers to model at a higher level of abstraction and in turn create code faster.
  • ASIC timing modeling improvements enable more accurate sign-off for deep submicron design.
  • Advanced PLI standard routines for improved Interoperability.\

New Additions

Riviera has implemented four of the most widely used constructs, including:
  • Fixed local parameters
  • Arithmetic power operator
  • Variable initial value at declaration
  • ANSI C style module declaration
As more designers begin to use the new standard, Aldec will lead the industry adoption of the new Verilog 2001 standard with additional extensions.

“We have always responded to the needs of our customers and as the new Verilog 2001 standard grows in popularity, we will implement the entire specification in an orderly fashion, as dictated by customers,” stated Eric Seabrook, Product Marketing Manager for Aldec.

Availability

Riviera includes a Library Manager, HDL Editor, Waveform Viewer, and the choice of a VHDL, Verilog or mixed simulation kernel. The first year’s maintenance is included in the initial sale price. Riviera is sold directly by Aldec in the U.S. and authorized international distributors. To receive a FREE evaluation copy of Riviera, go to www.aldec.com/riviera.

About Aldec

Aldec, Inc., an 18-year EDA tool provider, is committed to delivering high-performance, HDL-based design verification software for UNIX, Linux and Windows platforms. Aldec is dedicated and responsive to serving its customers’ needs. It is recognized that to be productive in today’s market and to best serve customers in the future, new technologies and innovations that go beyond traditional methods of conducting business in the EDA industry must be pursued. Aldec is committed to customer service and is actively developing a company that will evolve along with its customers’ designs. Additional information about Aldec is available at http://www.aldec.com.

Riviera is a trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.

Contact:

Eric Seabrook
Aldec, Inc.
(702) 990-4400 ext. 224
erics@aldec.com

http://www.mentor.com/dsm/
http://www.mentor.com/jobs/
http://www.mentor.com/seamless/
SynaptiCAD


Click here for Internet Business Systems Copyright 2002, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com